
address[2:0]
data_F1_i
A[2:0]
O
RTL_ROM
data_F2_i
A[2:0]
O
RTL_ROM
data_F3_i
A[2:0]
O
RTL_ROM
data_F4_i
A[2:0]
O
RTL_ROM
ce
read_en
data_F11_i
I0
I1
O
RTL_AND
data_F1_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
data_F2_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
data_F3_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
data_F4_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
data_F1[7:0]
data_F2[7:0]
data_F3[7:0]
data_F4[7:0]